The SD2181 is the dual-channel, 16-bit, analog-to-digital converter (ADC) supporting sampling rates up to 40MSps. The
device uses a multistage pipeline architecture to achieve high signal-to-noise ratio (SNR) and linearity, over wide input
signal bandwidth. The SD2181 can be set to operate using either CMOS or LVDS output interface. Programming for
configuration and control is accomplished using a 4-wire SPI-compatible serial bus. The digital output data can be
programmed to be delivered in offset binary, twos complement format, or gray code.
FEATURES
- SNR: 75.6dBFS at fIN = 30.2MHz and fS = 40MSps
- SFDR: 93.0dBc at fIN = 30.2MHz and fS = 40MSps
- -149.5dBFS/Hz input-noise at fIN = 30.2MHz and fS =
40MSps
- 2.0Vp-p nominal input
- Typical power consumption: 310mW at 40MSps
- Integer 1-to-8 input clock divider (320MHz maximum
input rate)
- Sample rates of up to 40MSps
- 1.8V analog supply voltage
- LVDS (ANSI-644 levels) outputs
- Internal ADC voltage reference
- ADC clock duty cycle correction
- Serial port control
- Energy saving power-down modes
